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Abstract— In this article we present the results of parti-
tioning the OFDM baseband processing of a DRM receiver
into smaller independent processes. Furthermore, we give a
short introduction into the relevant parts of the DRM stan-
dard. Based on the number of multiplications and additions
we can map individual processes on a heterogeneous multi-
tile architecture. This architecture can meet both the com-
putational demands as well as the restricted energy budget.
Keywords— Digital Radio Mondial (DRM), OFDM,
coarse-grain reconfigurable, Montium, energy efficiency
I. INTRODUCTION
In the Smart chipS for Smart Surroundings (4S) project
we propose a heterogeneous multi-tile hardware architec-
ture with run-time software and tools, which determines a
near optimal mapping of applications to the heterogeneous
architecture at run-time. This hardware architecture con-
tains small processing tiles interconnected by a Network
on Chip (NoC) as depicted in Fig. 1. The architecture can
replace inflexible ASICs as the energy-efficient solution
for flexible and computational intensive applications. The
processes of an application will be mapped on the tiles that
can execute it efficiently or the next best alternative in case
of resource shortage. Furthermore, it can support future
standards, as the functionality of the chip can be reconfig-
ured.
Such a tiled architecture has many advantages: a) tiles
of the same type can be duplicated when the number of
transistors grow in the next technology step, b) replication
of tiles eases the verification process, c) tiles do not grow
in complexity with a new technology, d) relative small
tiles allow extensive optimization, e) computational per-
formance scales about linearly with the number of tiles,
f) unused tiles can be switched off to reduce the energy
consumption of the chip, g) locality of reference is ex-
ploited, h) it is possible to have individual clock domains
per tile, and i) for reconfigurable it is possible to do partial
dynamic reconfiguration on a per tile basis.
In the 4S project the main driver application used to vali-
date this heterogeneous architecture is Digital Radio Mon-
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Fig. 1. An example of a heterogeneous System on Chip (SoC).
DSRH = Domain Specific Reconfigurable Hardware
dial (DRM) [1]. DRM is the upcoming successor of AM
radio and it is based on Orthogonal Frequency Division
Multiplexing (OFDM) and MPEG-4 audio.
In the baseband processing of a DRM receiver several
demodulation schemes have to be supported, each with
their own characteristics and processing needs. Because of
the semi-static switching between the schemes (in general
a user will listen to a radio station for more than 1 sec-
ond), we can map the processes on a combination of (re-
configurable) processors of different granularity to obtain
the most energy-efficient solution. The control oriented
processes with less computational intensive demands will
be mapped on a flexible general purpose processor (GPP).
The computational intensive processes will be mapped on
an energy-efficient coarse-grain domain specific reconfig-
urable processor, the MONTIUM [2].
Section two of this paper describes related work to the
partitioning of a DRM receiver. Next, section three ex-
plains the relevant parts of the DRM standard. In section
four we describe the partitioning of the baseband process-
ing in a DRM receiver and give the computational load of
the processes. The paper ends with conclusions and future
work.
2II. RELATED WORK
DRM is a relatively new standard, so there are only a
few available products and papers for the receiver side.
The open source project DREAM [3] develops a real-time
software implementation of a DRM-receiver on a PC plat-
form; it uses the sound card as an input and output device.
The open source implementation can be used for evalua-
tion of different algorithms, however, it is primarily de-
signed for a GPP architecture.
Another OFDM based communication standard is
HiperLAN/2. This standard has already been partitioned
and mapped on a heterogeneous tiled architecture. The
baseband processing can be performed in real-time using
three Montiums and a GPP [4].
III. DIGITAL RADIO MONDIAL
DRM is the upcoming successor of AM radio and pro-
vides a flexible and efficient audio and data broadcasting
standard. The intention of the DRM standard is to combine
FM-like sound-quality on the AM frequency bands with
a large national or international coverage area by a small
number of transmitting sites. DRM is seen as a comple-
mentary system to Digital Audio Broadcasting (DAB) [5]
and Digital Video Broadcasting Terrestrial (DVB-T) [6].
Compared to analogue AM the main advantages of
DRM are: a) robustness in fading channels, b) better au-
dio quality because of source coding, c) power savings at
the transmitting side, d) higher capacity for service related
data, and e) availability of data services [7].
A. Channel Assignment
In the current analogue broadcast systems, every radio
channel contains one audio service and maybe some ser-
vice data via Radio Data System (RDS). The DRM chan-
nels conveys a so-called DRM multiplex which comprises
three channels, which are grouped in a DRM super frame
(see Fig. 2 [1]).
The first channel, the Fast Access Channel (FAC) pro-
vides information about the physical layer to enable a re-
ceiver to decode the two other channels. The second chan-
nel, the Service Description Channel (SDC) contains de-
tailed information about the multiplex configuration, the
extra service information and some additional DRM fea-
tures. The third channel, the Main Service Channel (MSC)
conveys the actual service content that can contain up to
four streams containing audio or data.
The transmitter can choose between different configura-
tions for the SDC and MSC channel. These different con-
figurations are necessary to deal with the different condi-
tions of the radio transmission channel and error protection
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Fig. 2. DRM transmission frame format
requirements of the input. Because of this dynamic chang-
ing transmission configuration, a flexible receiver system
is necessary.
B. System Architecture
Fig. 3 [1] describes the general encoding (transmitter)
side of the DRM system. Different audio encoders can be
used to encode the audio input stream, depending of the
transmission capacity and content (audio/speech). These
audio encoders, Advanced Audio Coding (AAC) extended
by Spectral Band Replication (SBR), Code Excited Linear
Prediction (CELP) and Harmonic Vector eXcitation Cod-
ing (HVXC), are part of the MPEG-4 audio standard [8].
After the pre-encoding the data stream and source en-
coding the audio stream, the bits are encoded by the Mul-
tilevel Coding (MLC) scheme using energy dispersal, con-
volutional encoding and bit interleaving. The parameters
for the MLC encoder depend on the desired error pro-
tection levels of the information. The encoded bits are
mapped with a 4-QAM, 16-QAM or 64-QAM modula-
tion scheme. The MSC cells are cell interleaved to prevent
burst errors at the receiver side.
The encoded and modulated information is combined
with reference pilots cells to create the OFDM symbols.
The pilot cells are needed for synchronization and chan-
nel estimation. After the inverse FFT a guard time is
added to prevent inter symbol interference and perform
time synchronization at the receiver. After the modula-
tor, the OFDM symbol is ready to be transmitted on the
desired carrier frequency (fc).
Because of the different and varying channel propaga-
tion conditions over the different frequencies below 30
MHz, four different OFDM modes are supported (see Ta-
ble I). These modes vary from a high capacity but low
robustness (mode A) to low capacity but high robustness
(mode D). The data rate depends on the coding scheme,
modulation scheme and spectrum occupancy.
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Fig. 3. The dataflow in a DRM transmitter
Mode
Parameter A B C D
Symbol time (TU ) [ms] 24 21 1/3 14 2/3 9 1/3
Guard time (TG) [ms] 2 2/3 5 1/3 5 1/3 7 1/3
FFT Size (NU ) 288 256 176 112
# Symbols/frame (Ns) 15 15 20 24
max 72.0 56.1 45.5 30.6Datarate [kbps]
min 6.3 4.8 9.2 6.1
TABLE I
THE DIFFERENT OFDM MODES IN DRM
C. Receiver
Fig. 4 depicts a DRM receiver. The receiver will be used
in new multi-band radio receivers, car-audio and handheld
devices. These receiver implementations have to be effi-
cient, because of the limited energy budget of these de-
vices.
Between the Radio Frequency (RF) reception and the
OFDM demodulation, the signal is converted from the
analogue to the digital domain. Depending on the fre-
quency position of the desired channel (RF, Intermediate
frequency (IF) or baseband) the signal is sampled with a
different sample frequency (fs). In case of RF and IF a
Digital Down Converter (DDC) is necessary to move the
signal to baseband and to reduce the number of samples for
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Fig. 4. The DRM receiver
the baseband processing. Compared to the baseband case,
RF and IF require more digital processing, but it gives a
more flexible receiver due to an easier adjustment of the
digital filters.
The DDC is not used in our implementation, but this is
a very computational intensive part of the processing, be-
cause of the necessary (FIR)-filtering before the decima-
tion. For a four times oversampled system this can already
be at least the same amount of processing as the FFT block.
In [9] they have chosen to place this block in a reconfig-
urable hardwired module based on profiling their existing
software implementations.
In our implementation we assume a near baseband posi-
tion (center frequency at 12 kHz), because we have to sam-
ple the signal with the soundcard of a PC (fs = 48 kHz).
This requires only a digital mixer to shift the DRM-band
from near baseband to baseband (see block A in Fig. 5).
In the next section we will specify the OFDM blocks in
more detail, because this is in our opinion the most com-
putational intensive part of the DRM receiver.
IV. IMPLEMENTATION AND SIMULATION
As a first start we partitioned a DRM system (transmit-
ter, channel and receiver) in conformance with the DRM
specification [1] in three parts:
1. OFDM modulation and demodulation, which is often
referred to the baseband processing.
2. Channel encoding and decoding, which contains the in-
terleavers and forward error correction.
3. Source encoding and decoding, which is the MPEG-4
audio standard for the audio stream.
The three parts can be seen in Fig. 3 for the transmitter side
and in Fig. 4 for the receiver side.
We implemented a detailed partitioned OFDM part (see
Fig. 5 and indicated by the non-white blocks in Fig. 3
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Fig. 5. The DRM receiver (baseband processing)
and 4) and the transmission channel. This implementa-
tion allows to transfer a specific bit-stream over different
standardized transmission channels [1]. The Matlab im-
plementation can be used to analyze and visualize the ef-
fects of different algorithms for the individual baseband
processes.
A. Baseband Processing
Fig. 5 depicts a schematic picture of a part of a DRM
receiver, which covers the OFDM demodulation and de-
mapping of Fig. 4. The different blocks are partitioned
based on their functionality. Starting from the A/D-
converter we assume an input signal at a near baseband
position. Because of the already low sample rate of the
A/D-converter a DDC to reduce the number of samples is
not necessary, but only a mixer (block A) to shift the fc
of the received DRM spectrum back to zero. If the input
sampling rate is much higher, which is necessary for RF
and IF front-ends, the mixer has to be replaced by a DDC.
With a DRM signal at the baseband position the time
synchronization (block B) is used to find the start of a new
OFDM symbol. Finding the start of a new symbol is per-
formed by correlation (see Eq. (1)) of the normalized input
x[n] with a time delayed (NU = TU ·fs) version of that in-
put over a window equal to the guard time (NG = TG ·fs).
The correlation is maximal at the start of a new symbol
(estimated by nˆ²).
nˆ² = argmax
ntr
∣∣∣∣∣∣
ntr+NG−1∑
i=ntr
x∗[i]
|x[i]| ·
x[i+NU ]
|x[i+NU ]|
∣∣∣∣∣∣ (1)
The index ntr is the trial position for the correlation win-
dow. Because OFDM relies heavily on the orthogonality,
block C corrects the minor frequency offsets caused by the
analogue and digital mixers. The value of this offset can be
Baseband process # Mode
A B C D
Mixer A 72k
Time synchr. B 144k
Frequency corr. C 108k 96k 88k 67k
FFT D 396k 346k 298k 210k
Channel eq. E 43k 38k 35k 27k
Channel est. H 17k 16k 14k 11k
Other < 10k < 10k < 10k < 10k
Total 784k 716k 656k 541k
TABLE II
THE REQUIRED NUMBER OF REAL MULTIPLICATIONS / SEC
estimated at the start of a new symbol. The angle instead
of the absolute value in Eq. (1) at ntr = nˆ² is linear related
to this minor frequency offset [7].
Next, an 4xNU -point FFT (because of 4x oversampling)
is performed to transform the time domain samples back
to the individual cells in an OFDM symbol. As listed in
Table I, the FFT size is not always a power of two. There-
fore, the FFT-block will require extra attention during the
implementation for mode A,C and D, because it needs the
Prime Factor Algorithm, which is less regular compared to
the radix-2 FFT algorithm.
Before continuing processing the OFDM cells, block H
estimates the channel transfer function using the known
transmitted gain pilot pattern. The OFDM-cells are then
corrected by a multiplication with the inverse of this chan-
nel transfer function. After the channel equalization the
start of the DRM frame can be found (block I) using the
time, gain and frequency pilot pairs as described by the
DREAM software [3]. Using this information block F
separates the cells into the three information channels and
block G transform the complex values to bits.
B. Computational load
Based on the algorithms used in our implementation we
determined the number of multiplications and additions of
every process (see Tables II and III). This gives an in-
dication of the required computational requirements for
the hardware tiles. Furthermore, every block generates an
amount of samples/sec (see Table IV), which might have
to be transported over the Network on Chip. This gives an
indication of the necessary bandwidth requirement of the
Network on Chip. We only indicated the large communi-
cation streams of Fig. 5. The rest is less then 1kbit/s.
For both tables we assumed a critically sampled system
(fs = 24 kHz) without a DDC and a spectrum occupancy of
10 kHz. The DDC is not used, although decimation with a
factor 2 is possible after the mixer. For a complex multipli-
cation we took 4 real multiplications and 2 additions. For
the data types we took 16 bit fixed point for a real sample
5Baseband process # Mode
A B C D
Mixer A 24k
Time synchr. B 168k
Frequency corr. C 43k 38k 35k 27k
FFT D 396k 346k 298k 210k
Channel eq. E 22k 19k 18k 13k
Channel est. H 34k 31k 28k 21k
Other < 10k < 10k < 10k < 10k
Total 689k 528k 573k 468k
TABLE III
THE REQUIRED NUMBER OF REAL ADDITIONS / SEC
Edge # Mode
A B C D
A/D Conv. → A 1 375k
A → B 2 750k
B → D 3/4 675k 600k 550k 420k
D → E 5 338k 300k 276k 210k
E → F 6 268k 242k 216k 162k
F → G 7 254k 201k 162k 108k
G → Out 8 60k 47k 39k 26k
D → H 9 13k 40k 54k 54k
H → E 10 268k 242k 216k 162k
G → J 11 13k 40k 54k 54k
TABLE IV
THE REQUIRED COMMUNICATION BETWEEN BLOCKS
[BIT/S]
(only stream 1 in Fig. 5) and 32 bit for complex samples.
For channel modulation we assumed 64-QAM, which re-
sults in an upper-bound for edge 8 in Fig. 5. For all four
possible modes the exact numbers are given in Table II, III
and IV.
V. CONCLUSION
Partitioning a DRM receiver into smaller independent
blocks is useful, because then you are able to map them on
different hardware tiles. Compared to the partitioning of a
HiperLAN/2 implementation [4] the baseband processing
of DRM has many similarities. However the amount of
processing per second is less intensive. The processing
block with the most computations is the FFT.
For processing the DRM frames we estimate that the
intensive processing blocks (A,B,C,D,E) can be imple-
mented on 3 MONTIUM-tiles. The rest is better suited for
a GPP. For processing the DRM-frames, the system clock
has to run at frequencies less than 1 MHz. When the dif-
ferent hardware tiles are connected via a Network on Chip
the maximum network load does not exceed 1 MB/s.
VI. FUTURE WORK
Currently, we aim at implementing the OFDM-
baseband processing of DRM onto several MONTIUM-
tiles. With this implementation we can show the flexibility
of these tiles, because of the different requirements for the
various receiver modes in DRM. Furthermore, we will use
the concurrent communication streams between the pro-
cesses as a test-case for our Network on Chip.
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